Design of a VLSI circuit for on-line evaluation of several elementary functions using their Taylor expansions - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu
Communication Dans Un Congrès Année : 1993

Design of a VLSI circuit for on-line evaluation of several elementary functions using their Taylor expansions

Résumé

The authors present a new modular architecture for the online evaluation of power series. It can be used to quickly compute any function that can be approximated by the first terms of its Taylor expansion (i.e., most math functions). For trigonometric functions, the method matches Cordic-like methods and leads to more regular architectures. The authors also present a VLSI implementation of this architecture.
Fichier non déposé

Dates et versions

hal-00014928 , version 1 (30-11-2005)

Identifiants

Citer

Jean-Claude Bajard, A. Guyot, Jean-Michel Muller, A. Skaf. Design of a VLSI circuit for on-line evaluation of several elementary functions using their Taylor expansions. Proceedings.-International-Conference-on-Application-Specific-Array-Processors-Cat.-No.93TH0572-8. 1993:, 1993, Venice, Italy. pp.526-35, ⟨10.1109/ASAP.1993.397172⟩. ⟨hal-00014928⟩
235 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More