Hardware synthesis for systems of recurrence equations with multidimensional schedule

Tanguy Risset (1, 2) , Patrice Quinton (3) , Anne-Claire Guillou (3)

1 ARES - Architectures of networks of services
2 CITI - CITI Centre of Innovation in Telecommunications and Integration of services
3 R2D2 - Reconfigurable and Retargetable Digital Devices

This paper introduces methods for extending the classical systolic synthesis methodology to multi-dimensional time which implies the use of memories in the resulting architecture. Memory functions are used to define where the data are stored during execution, the targeted architecture is a distributed memory VLSI circuit. We describe a structural VHDL program for the matrix multiplication algorithm synthesised for a FPGA platform using these design principles. Our results show that the complexity added in each processor by the memories and the control is moderate and justifies in practice the use of such architectures.

Domaines: Informatique

Tanguy Risset, Patrice Quinton, Anne-Claire Guillou. Hardware synthesis for systems of recurrence equations with multidimensional schedule. International Journal of Embedded Systems, 2008, 3 (4), pp.271-284. ⟨hal-00410754⟩