Application of Storage Mapping Optimization to Register Promotion - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu
Communication Dans Un Congrès Année : 2004

Application of Storage Mapping Optimization to Register Promotion

Résumé

Storage mapping optimization is a flexible approach to folding array dimensions in numerical codes. It is designed to reduce the memory footprint after a wide spectrum of loop transformations, whether based on uniform dependence vectors or more expressive polyhedral abstractions. Conversely, few loop transformations have been proposed to facilitate register promotion, namely loop fusion, unroll-and-jam or tiling. Building on array data-flow analysis and expansion, we extend storage mapping optimization to improve opportunities for register promotion. Our work is motivated by the empirical study of a computational biology benchmark, the approximate string matching algorithm BPR from NR-grep , on a wide issue micro-architecture. Our experiments confirm the major benefit of register tiling (even on non-numerical benchmarks) but also shed the light on two novel issues: prior array expansion may be necessary to enable loop trans- formations that finally authorize profitable register promotion, and more advanced scheduling techniques (beyond tiling and unroll-and-jam) may significantly improve performance in fine-tuning reg- ister usage and instruction-level parallelism.
Fichier principal
Vignette du fichier
p159-carribault-full.pdf (272 Ko) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte
Loading...

Dates et versions

hal-01257305 , version 1 (20-01-2016)

Identifiants

  • HAL Id : hal-01257305 , version 1

Citer

Patrick Carribault, Albert Cohen. Application of Storage Mapping Optimization to Register Promotion. Intl. Conf. on Supercomputing (ICS), Jun 2004, St-Malo, France. pp.247--256. ⟨hal-01257305⟩
302 Consultations
34 Téléchargements

Partager

Gmail Facebook X LinkedIn More