High-Level Synthesis of Pipelined FSM from Loop Nests

Christophe Alias (1, 2) , Fabrice Rastello (3) , Alexandru Plesco (4)

1 LIP - Laboratoire de l'Informatique du Parallélisme
2 ROMA - Optimisation des ressources : modèles, algorithmes et ordonnancement
3 CORSE - Compiler Optimization and Run-time Systems
4 XtremLogic [Lyon]

Embedded systems raise many challenges in power, space and speed efficiency. The current trend is to build heterogeneous systems on a chip with specialized processors and hardware accelerators. Generating an hardware accelerator from a computational kernel requires a deep reorganization of the code and the data. Typically, parallelism and memory bandwidth are met thanks to fine-grain loop transformations. Unfortunately, the resulting control automaton is often very complex and eventually bound the circuit frequency, which limits the benefits of the optimization. This is a major lock, which strongly limits the power of the code optimizations applicable by high-level synthesis tools. In this report, we propose an architecture of control automaton and an algorithm of high-level synthesis which translates efficiently the control required by fine-grain loop optimizations. Unlike the previous approaches, our control automaton can be pipelined at will, without any restriction. Hence, the frequency of the automaton can be as high as possible. Experimental results on FPGA confirms that our control circuit can reach a high frequency with a reasonable resource consumption.

Mots clés: High-level synthesis; fine-grain loop optimization; control automaton; pipeline

Domaines: Systèmes embarqués; Architectures Matérielles [cs.AR]; Calcul parallèle, distribué et partagé [cs.DC]

Christophe Alias, Fabrice Rastello, Alexandru Plesco. High-Level Synthesis of Pipelined FSM from Loop Nests. [Research Report] 8900, INRIA. 2016, pp.18. ⟨hal-01301334v2⟩