Sparse supernodal solver using block low-rank compression: Design, performance and analysis - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu
Document Associé À Des Manifestations Scientifiques Année : 2019

Sparse supernodal solver using block low-rank compression: Design, performance and analysis

Résumé

In this work, we present two approaches using a Block Low-Rank (BLR) compression technique to reduce the memory footprint and/or the time-to-solution of the sparse supernodal solver PaStiX. This flat, non-hierarchical, compression method allows to take advantage of the low-rank property of the blocks appearing during the factorization of sparse linear systems, which come from the discretization of partial differential equations. The proposed solver can be used either as a direct solver at a lower precision or as a very robust preconditioner. The first approach, called Minimal Memory, illustrates the maximum memory gain that can be obtained with the BLR compression method, while the second approach, called Just-In-Time, mainly focuses on reducing the computational complexity and thus the time-to-solution. Singular Value Decomposition (SVD), Rank-Revealing QR (RRQR), and other variants using randomized compression kernels, are compared in terms of factorization time, memory consumption, as well as numerical properties. On a set of matrices from real-life problems, we demonstrate a memory footprint reduction of up to 4 times using the Minimal Memory strategy and a computational time speedup of up to 3.5 times with the Just-In-Time strategy.
Fichier principal
Vignette du fichier
jorek.pdf (10.54 Mo) Télécharger le fichier
Format : Présentation
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02326407 , version 1 (22-10-2019)

Identifiants

  • HAL Id : hal-02326407 , version 1

Citer

Grégoire Pichon, Eric Darve, Mathieu Faverge, Esragul Korkmaz, Pierre Ramet, et al.. Sparse supernodal solver using block low-rank compression: Design, performance and analysis. JOREK development meeting, Nov 2019, Cadarache, France. ⟨hal-02326407⟩
77 Consultations
50 Téléchargements

Partager

Gmail Facebook X LinkedIn More