Digital VLSI implementation of a multi-precision neural network classifier - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu
Communication Dans Un Congrès Année : 1999

Digital VLSI implementation of a multi-precision neural network classifier

Amine Bermak
  • Fonction : Auteur
  • PersonId : 835324
Dominique Martinez

Résumé

In this paper a systolic multi-precision digital VLSI classifier referred to as "SysNeuro" is presented. Unlike the usual VLSI implementation of classifiers, this hardware has been designed to achieve variable precision computations. A hardware reconfiguration is obtained by using switch elements to change the hardware connection between adjacent 4-bit neuron building blocks. With this reconfiguration concept it is possible to either increase the precision by pooling together adjacent cells or to increase the number of neurons for low levels of precision. Moreover, the design is easily programmable and can be configured to any artificial neural network (ANN) topology in order to cover various kinds of application. The chip integrates 16/8/4 neurons with a corresponding precision of 4/8/16-bits. A prototype has been successfully realized using 0.7 um CMOS technology.
Fichier non déposé

Dates et versions

inria-00098829 , version 1 (26-09-2006)

Identifiants

  • HAL Id : inria-00098829 , version 1

Citer

Amine Bermak, Dominique Martinez. Digital VLSI implementation of a multi-precision neural network classifier. 6th International Conference on Neural Information Processing - ICONIP'99, Nov 1999, Perth, Australia, 6 p. ⟨inria-00098829⟩
57 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More