FPGA-targeted neural architecture for embedded alertness detection - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

FPGA-targeted neural architecture for embedded alertness detection

Bernard Girau
Khaled Ben Khalifa
  • Fonction : Auteur

Résumé

Several recent works have used neural networks to discrim inate vigilance states in humans from electroencephalo graphic (EEG) signals. Our study aims at being more ex haustive. It takes into account various connectionist mod els, and it precisely studies their features and their perfor mances. Physicians have been associated to the project, especially when tuning our models. Above all, our work has been oriented in such a way to get a light, low-power, easy to wear system. First implementation works have fo cused on the use of a Self-Organizing Map architecture, since the most efficient neural model of our study, a multi layer perceptron (MLP), was too huge for a straightforward FPGA implementation. In this paper, we describe how the theory of FPNA (Field Programmable Neural Arrays) has been applied to this model, so as to simplify the topology of the MLP of our application. Thanks to this simplifica tion, a fully parallel FPGA implementation has been made possible and efficient, without any significant performance loss.
Fichier non déposé

Dates et versions

inria-00102741 , version 1 (02-10-2006)

Identifiants

  • HAL Id : inria-00102741 , version 1

Citer

Bernard Girau, Khaled Ben Khalifa. FPGA-targeted neural architecture for embedded alertness detection. The IASTED Conference on Artificial Intelligence and Applications - AIA 2006, Feb 2006, Innsbruck/Autriche. ⟨inria-00102741⟩
182 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More