From MARTE to Reconfigurable NoCs: A model driven design methodology

Imran Rafiq Quadri (1) , Majdi Elhaji (1) , Samy Meftali (1, 2) , Jean-Luc Dekeyser (1, 2)

1 DART - Contributions of the Data parallelism to real time
2 LIFL - Laboratoire d'Informatique Fondamentale de Lille

Due to the continuous exponential rise in SoC's design complexity, there is a critical need to find new seamless methodologies and tools to handle the SoC co-design aspects. We address this issue and propose a novel SoC co-design methodology based on Model Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard proposed by Object Management Group, to raise the design abstraction levels. Extensions of this standard have enabled us to move from high level specifications to execution platforms such as reconfigurable FPGAs. In this paper, we present a high level modeling approach that targets modern Network on Chips systems. The overall objective: to perform system modeling at a high abstraction level expressed in Unified Modeling Language (UML); and afterwards, transform these high level models into detailed enriched lower level models in order to automatically generate the necessary code for final FPGA synthesis.

Domaines: Systèmes embarqués

Imran Rafiq Quadri, Majdi Elhaji, Samy Meftali, Jean-Luc Dekeyser. From MARTE to Reconfigurable NoCs: A model driven design methodology. Jih-Sheng Shen. Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication, IGI Global, 2010, 1615208070. ⟨inria-00525020⟩