A 59GHz-to-67GHz 65nm-CMOS High Efficiency Power Amplifier - Université Toulouse III - Paul Sabatier - Toulouse INP Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

A 59GHz-to-67GHz 65nm-CMOS High Efficiency Power Amplifier

Résumé

A two-stage single-ended Power Amplifier (PA) is fabricated fot the 60 GHz Wireless Personal Area Network (WPAN). stardard. It is based on the 65nm CMOS technology from STMicroelectronics. The PA is biased in class A and uses distributed elements to perform impedances matching. Sparameters and large signal simulations are validated by measurement results. Load pull measurements are performed to get the best operation of the PA. It achieves a saturated output power (Psat) of 12 dB and offers Power Added Efficiency (PAE) of 15 %. The die area is 0.29mm2 with pads.

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-00619441 , version 1 (06-09-2011)

Identifiants

  • HAL Id : hal-00619441 , version 1

Citer

Sofiane Aloui, Robert Plana, Didier Belot, Eric Kerhervé. A 59GHz-to-67GHz 65nm-CMOS High Efficiency Power Amplifier. NEWCAS 2011, Jun 2011, BORDEAUX, France. pp.52-58. ⟨hal-00619441⟩
109 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More