S. B. Dhia, M. Ramdani, and E. Sicard, Electromagnetic Compatibility of Integrated Circuits ? Techniques for low Emission and Susceptibility, 2006.

M. Ramdani, E. Sicard, A. Boyer, S. Ben-dhia, J. J. Whalen et al., The Electromagnetic Compatibility of Integrated Circuits—Past, Present, and Future, IEEE Transactions on Electromagnetic Compatibility, vol.51, issue.1, 2009.
DOI : 10.1109/TEMC.2008.2008907

C. Marot and J. Levant, Future IEC 62433-4: integrated circuit ? EMC IC Modelling ? Part 4: ICIM-CI, integrated circuit immunity model, conducted immunity, 2008.

J. Loeckx and G. Gielen, Assessment of the DPI Standard for Immunity Simulation of Integrated Circuits, 2007 IEEE International Symposium on Electromagnetic Compatibility, 2007.
DOI : 10.1109/ISEMC.2007.160

E. Sicard and A. Boyer, IC-EMC user's manual version 2.0, 2009.

S. Delmas-ben-dhia, E. Sicard, and F. Caignet, A new method for measuring signal integrity in CMOS ICs, Microelectronics International, vol.17, issue.1, pp.17-21, 2000.
DOI : 10.1108/13565360010305886

B. Vrignon, B. Dhia, S. Lamoureux, E. Sicard, and E. , Characterization and Modeling of Parasitic Emission in Deep Submicron CMOS, IEEE Transactions on Electromagnetic Compatibility, vol.47, issue.2, pp.382-387, 2005.
DOI : 10.1109/TEMC.2005.847408

M. Deobarro, B. Vrignon, B. Dhia, S. Shepherd, and J. , On-chip sampling and EMC modeling of I/Os switching to evaluate conducted RF disturbances propagation, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility, 2010.
DOI : 10.1109/APEMC.2010.5475756

D. Declercq and A. Quinquis, Le signal aléatoire, Hermes, issue.2, 1996.

S. Shimazaki and S. Shinomoto, A recipe for optimizing a time-histogram, Advances in Neural Information Processing Systems, pp.1289-1296, 2007.