On-chip measurement to analyze failure mechanisms of ICs under system level ESD stress - Université Toulouse III - Paul Sabatier - Toulouse INP Accéder directement au contenu
Article Dans Une Revue Microelectronics Reliability Année : 2013

On-chip measurement to analyze failure mechanisms of ICs under system level ESD stress

Résumé

Electro Static Discharge (ESD) is one of the major causes of electronic system failures. Reliability of ICs within the applications is strongly related to the on-chip propagated waveform of the ESD stress on the power supplies, the substrate and through the protections. This paper presents an on-chip oscilloscope developed for in-situ measurement of real ESD event in 65 nm CMOS technology. Dynamic measurements of overshoots, substrate fluctuation and onchip radiated fields presented in this paper are performed with 20 GHz bandwidth.
Fichier principal
Vignette du fichier
ESREF2013_paper_171.pdf (582.41 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00941840 , version 1 (11-03-2014)

Identifiants

Citer

Fabrice Caignet, Nicolas Nolhier, Marise Bafleur, Anqing Wang, Nicolas Mauran. On-chip measurement to analyze failure mechanisms of ICs under system level ESD stress. Microelectronics Reliability, 2013, 53 (9-11), pp.1278-1283. ⟨10.1016/j.microrel.2013.07.056⟩. ⟨hal-00941840⟩
112 Consultations
265 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More