Tackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive modeling - Université Toulouse III - Paul Sabatier - Toulouse INP Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Tackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive modeling

Résumé

This paper provides a review of the main tools that will allow developing a system efficient ESD design (SEED) approach. It starts with copying with the challenges of the narrowing of the ESD design window with temperature and high-voltage I/Os. We then present our behavioral modeling approach using VHDL-AMS and characterization tools such as TLP testing. Finally, the efficiency of the modeling methodology is illustrated with three case studies.
Fichier principal
Vignette du fichier
TESDC-2013_Keynote_M_BAFLEUR_final.pdf (1.14 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00957728 , version 1 (10-03-2014)

Identifiants

  • HAL Id : hal-00957728 , version 1

Citer

Marise Bafleur, Fabrice Caignet, Nicolas Nolhier, David Trémouilles. Tackling the challenges of System level ESD: from efficient ICs ESD protection to system level predictive modeling. Taiwan ESD and Reliability Conference, Nov 2013, Hsinchu, Taiwan. ⟨hal-00957728⟩
219 Consultations
354 Téléchargements

Partager

Gmail Facebook X LinkedIn More