. Gecode, GEneric COnstraint Development Environment, 2006.

C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat, OTAWA: An Open Toolbox for Adaptive WCET Analysis, Software Technologies for Future Embedded and Ubiquitous Systems (SEUS), 2010.
DOI : 10.1007/978-3-642-16256-5_6
URL : https://hal.archives-ouvertes.fr/hal-01055378

N. Beldiceanu, M. Carlsson, and J. Rampon, Global Constraint Catalog, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00485396

F. Cassez, Timed Games for Computing WCET for Pipelined Processors with Caches, 2011 Eleventh International Conference on Application of Concurrency to System Design, 2011.
DOI : 10.1109/ACSD.2011.15

A. Dalsgaard, M. Olesen, M. Toft, R. Hansen, and K. Larsen, METAMOC: Modular execution time analysis using model checking, 10th International Workshop on Worst-Case Execution Time Analysis (WCET), 2010.

A. Fauth, J. Van-praet, and M. Freericks, Describing instruction set processors using nML, Proceedings the European Design and Test Conference. ED&TC 1995, 1995.
DOI : 10.1109/EDTC.1995.470354

C. Ferdinand and R. Wilhelm, Fast and efficient cache behavior prediction, 1997.

M. Freericks, The nml machine description formalism, 1991.

N. Guan, M. Lv, and W. Y. , 0001. Fifo cache analysis for wcet estimation: a quantitative approach, Design, Automation and Test in Europe (DATE), 2013.

]. J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The Mälardalen WCET benchmarks ? past, present and future, International Workshop on Worst-Case Execution Time Analysis (WCET), 2010.

G. Hadjiyiannis, S. Hanono, and S. Devadas, ISDL, Proceedings of the 34th annual conference on Design automation conference , DAC '97, 1997.
DOI : 10.1145/266021.266108

C. Hoare, Communicating Sequential Processes, 1985.

R. Leupers and P. Marwedel, Retargetable code generation based on structural processor descriptions. design automation for embedded systems, Design Automation for Embedded Systems, 1998.

X. Li, A. Roychoudhury, and T. Mitra, Modeling out-of-order processors for WCET analysis. Real-Time Systems, 2006.

Y. S. Li and S. Malik, Performance analysis of embedded software using implicit path enumeration, Design Automation Conference (DAC), 1995.

M. Lv, N. Guan, Q. Deng, G. Yu, and W. Y. , McAiT ??? A Timing Analyzer for Multicore Real-Time Software, International conference on Automated technology for verification and analysis (ATVA), 2011.
DOI : 10.1007/978-3-642-24372-1_29

P. Mishra and N. Dutt, Modeling and validation of pipeline specifications, ACM Transactions on Embedded Computing Systems, vol.3, issue.1, 2004.
DOI : 10.1145/972627.972633

P. Mishra and N. Dutt, Processor description languages: applications and methodologies, chapter 2, 2008.

V. Rajesh and R. Moona, Processor modeling for hardware software codesign, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013), 2000.
DOI : 10.1109/ICVD.1999.745137

T. Ratsiambahotra, H. Cassé, and P. Sainrat, A versatile generator of instruction set simulators and disassemblers, Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems (SPECTS), 2009.

C. Rochange and P. Sainrat, A context-parameterized model for static analysis of execution times. Transactions on High- Performance Embedded Architectures and Compilers II, 2009.

M. Schlickling and M. Pister, A framework for static analysis of VHDL code, 7th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2007.

J. Schneider and C. Ferdinand, Pipeline behavior prediction for superscalar processors by abstract interpretation, Languages, Compilers, and Tools for Embedded Systems (LCTES), 1999.

C. Tradowsky, F. Thoma, M. Hübner, and J. Becker, LISPARC: Using an architecture description language approach for modelling an adaptive processor microarchitecture, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12), 2012.
DOI : 10.1109/SIES.2012.6356596

R. J. Vanderbei, Linear Programming: Foundations and Extensions, Journal of the Operational Research Society, vol.49, issue.1, 1996.
DOI : 10.1057/palgrave.jors.2600987
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.111.1824

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem???overview of methods and survey of tools, TECS), 2008.
DOI : 10.1145/1347375.1347389