Verification Based Development Process for Embedded Systems - Université Toulouse III - Paul Sabatier - Toulouse INP Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Verification Based Development Process for Embedded Systems

Résumé

Designing safety critical systems is a complex task due to the need of guaranteeing that the resulting model can cope with all the functional and non-functional requirements of the system. Obtaining such guarantees is only possible with the use of model verification techniques. This paper presents an approach aimed to fulfill the needs of critical system design. The proposed approach is based on the Architecture Analysis and Design Language (AADL), which is suitable to describe the system’s architecture. It contains a sequence of model transformations that easies the verification of the designed AADL model and so assures its correctness. It must be highlighted that this is not performed in a single step, as it is possible to verify AADL models with different abstrac- tion levels, which allows successive refinements in a top-down approach. We use a case study from an Au- tonomous Parking System to illustrate the proposed development process.
Fichier principal
Vignette du fichier
6C-2.pdf (354.07 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02267842 , version 1 (19-08-2019)

Identifiants

  • HAL Id : hal-02267842 , version 1

Citer

T Correa, L. B. Becker, Jean-Paul Bodeveix, J-M Farines, M Filali, et al.. Verification Based Development Process for Embedded Systems. European conference on Embedded Real Time Software & Systems (ERTS2 2010), 3AF Midi-Pyrénées: the French Society of Aeronautic and Aerospace; SEE: the French Society for Electricity, Electronics, and Information & Communication Technologies; SIA: the French Society of Automobive Engineers, May 2010, Toulouse, France. pp.1-10. ⟨hal-02267842⟩
39 Consultations
63 Téléchargements

Partager

Gmail Facebook X LinkedIn More