Full-Silicon 98.7% Efficient Three-Phase Five-Level 3-port UPS Architecture with Wide Voltage Range Battery based on Multiplexed Topology
Résumé
This paper proposes a new three-phase Multilevel 3-port converter topology based on Multiplexed topology concept which is especially intended for high-power Uninterruptible Power Supplies (UPS) applications with wide battery voltage range and well adapted for high step-down voltage conversion ratio. Compared to other high-voltage conversion ratio Multi-Cell converters, the Multiplexed concept allows cascading power conversion stages without any intermediate filter and optimizing power density. In the studied case it will be used to transfer power between a 1200V DC source and 400V/480V AC load and grid. The proposed converter topology achieves very high efficiency, up to 98,7% in direct ACto-AC power conversion mode using reduced number of silicon low blocking voltage semiconductor devices. The Hardware In the Loop (HIL) assessment has enabled the development of the modulation strategy and validated the performance of the converter. To validate the feasibility of the Multiplexed concept, both at the topological level and the modulation strategy, of the 5-Level Multiplexed 3-port topology for UPS applications a 100-kW hardware demonstrator featuring a volumetric power density of 3.68 kW/dm 3 (60.3 W/in 3) has been built.
Fichier principal
Full-Silicon 98.7% Efficient Three-Phase Five-Level 3-port UPS Architecture with Wide Voltage Range Battery based on Multiplexed Topology NoFormat.pdf (2.05 Mo)
Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)