Skip to Main content Skip to Navigation
Conference papers

Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks

Abstract : We present a static analysis framework for real-time task systems running on multi-core processors. Our method analyzes tasks in isolation at the binary level and generates worst-case timing and memory access profiles. These profiles can then be combined to perform an interference analysis at the task system level, as part of a multi-core Worst-Case Response Time (WCRT) analysis. In this paper we introduce a formal description of the models and algorithmic building blocks composing our framework. We also discuss how the memory access profiles generated by our method could be used to feed existing state-of-the-art WCRT frameworks. To the best of our knowledge, it is the first time that a method is documented on how to produce sound, safe and precise inputs for interference analysis methods.
Document type :
Conference papers
Complete list of metadata

https://hal-univ-tlse3.archives-ouvertes.fr/hal-03287067
Contributor : Thomas Carle Connect in order to contact the contributor
Submitted on : Thursday, July 15, 2021 - 1:46:43 PM
Last modification on : Tuesday, October 19, 2021 - 2:24:25 PM

Links full text

Identifiers

`

Citation

Thomas Carle, Hugues Cassé. Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks. 34th International Conference on Architecture of Computing Systems (ARCS 2021), Jun 2021, Online, Germany. pp.19-34, ⟨10.1007/978-3-030-81682-7_2⟩. ⟨hal-03287067⟩

Share

Metrics

Record views

45