Skip to Main content Skip to Navigation

hal-02267722v1  Conference papers
Alexandre CortierJean-Paul BodeveixM FilaliG. GarciaE. Morand et al.  Synoptic: a DSML for On-Board Real-Time Software Design
5th European Congress on Embedded Real Time Software and Systems (ERTS2 2010), May 2010, Toulouse, France
hal-01153777v1  Journal articles
Kai HuTeng ZhangZhi-Bin YangWai-Tek Tsai. Simulation of real-time systems with clock calculus
Simulation Modelling Practice and Theory, Elsevier, 2015, vol. 51, pp. 69-86. ⟨10.1016/j.simpat.2014.10.010⟩
hal-01285662v1  Journal articles
Kai HuTeng ZhangZhibin YangWei-Tek Tsai. Exploring AADL verification tool through model transformation
Journal of Systems Architecture, Elsevier, 2015, 61 (3-4), pp.141-156. ⟨10.1016/j.sysarc.2015.02.003⟩
inria-00536907v1  Conference papers
Huafeng YuYue MaYann GloucheJean-Pierre TalpinLoïc Besnard et al.  System-level Co-simulation of Integrated Avionics Using Polychrony
ACM Symposium On Applied Computing, Mar 2011, TaiChung, Taiwan. 6 p
hal-02061818v1  Book sections
Alexandre CortierLoïc BesnardJean-Paul BodeveixJérémy BuissonFabien Dagnat et al.  Synoptic: a domain-specific modeling language for space on-board application software
Synthesis of embedded software, frameworks and methodologies for correctness by construction, Springer, pp.79 - 119, 2010, Engineering, 978-1-4419-6399-4. ⟨10.1007/978-1-4419-6400-7_3⟩
hal-00788450v1  Conference papers
Alexandre CortierLoïc BesnardJean-Paul BodeveixJérémy BuissonFabien Dagnat et al.  Synoptic: a domain specific modeling language for embedded flight-software
FMA 2009 : Workshop on Formal Methods for Aerospace, Nov 2009, Eindhoven, Netherlands
hal-01095002v1  Journal articles
Zhibin YangKai HuDianfu MaJean-Paul BodeveixLei Pi et al.  From AADL to timed abstract state machine: a certified model transformation
Journal of Systems and Software, Elsevier, 2014, Journal of Systems and Software, pp.20
hal-01298793v1  Journal articles
Zhibin YangJean-Paul BodeveixMamoun FilaliKai HuYongwang Zhao et al.  Towards a verified compiler prototype for the synchronous language SIGNAL
Frontiers of Computer Science, Springer Verlag, 2016, vol. 10 (n° 1), pp. 37-53. ⟨10.1007/s11704-015-4364-y⟩
hal-01153717v1  Journal articles
Zhi-Bin YangKai HuYong-Wang ZhaoDian-Fu MaJean-Paul Bodeveix. Verification of AADL Models with Timed Abstract State Machines
Journal of Software, Science in China Press, 2015, vol. 26 (n° 2), pp. 202-222