Method to form a localized Silicon On Insulator structure - Université Toulouse III - Paul Sabatier - Toulouse INP Accéder directement au contenu
Brevet Année : 2002

Method to form a localized Silicon On Insulator structure

Résumé

A semiconductor device and method of fabrication using LEGO (Lateral Epitaxial Growth over Oxide) for forming a SOI (Silicon On Insulator) structure (FIG. 1) having a localized buried dielectric layer (2). By patterning the buried dielectric layer, covered with a thin polysilicon layer by way of an epitaxial reactor a thick semiconductor layer (3) over the buried layer (2) is deposited. By rapid thermal annealing the polycrystalline overlayer is transformed into a single crystal layer (3). The buried oxide layer (2) provides a vertical dielectrical insulation, and deep diffused or trench regions (4, 5) provide lateral junction insulation. In this manner the SOI area (3) localized between the two deep diffused regions (4, 5) is fully insulated from the silicon substrate (1). This provides the following advantages: the process can be easily integrated in standard wafer fabrication equipment and processing techniques; the process is fully compatible with many existing technologies and their process flow; and low processing cost and low density defectivity should result.
Fichier non déposé

Dates et versions

hal-00412522 , version 1 (01-09-2009)

Identifiants

  • HAL Id : hal-00412522 , version 1

Citer

Sylvie Roux, Jean-Marie Dilhac, Marise Bafleur, Georges Charitat, Irénée Pagès. Method to form a localized Silicon On Insulator structure. France, Patent n° : EP1193752. 2002, pp.10. ⟨hal-00412522⟩
42 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More